Introduction of FOLP[®] technology

FOLP ® (Fan-Out Laminate Package)/ FOPLP

High frequency application

Logic application (Chiplet integration)

Power Module application

FOLP[®] Package, Module & Meta-Chip Example



FOLP® Technology Direction (Trend)



Thinner , Heat dissipation FOLP®

Low electrical resistance wiring Low inductance wiring High heat dissipation (High thermal conductive material) High operation temperature (High Tg material)

Warpage control

FOLP® Production Platform



FOLP[®] for High Frequency application

FOLP[®] Elemental technology (1)

<u>RF controller</u>





<u>Fine Pitch RDL</u> (Line=10µm) (Max 5 Layers in MP, 8 Layers in trial)





CTE (25~150℃)14ppm Young's modulus 10GPa

	00000000	00
000	00000000	0000
200	00000000	0000
223	00000000	0000
203	00000000	0000
303	00000000	0000
000		0000
233	00000000	
200		000
~~~	00000000	000

## FOLP[®] Elemental technology (2)



## **Active + Passive device FOLP® Module**





## Flexible Structural Design for Various Applications

Epoxy-based RDL-first process enables flexible structural design for various applications.



### **FOLP®** Process Advantage

**1.High Yield** 

### : KG-RDL + KGD Combination

2.Short cycle time : Horizontal specialization Process Wafer Bumping & Substrate (RDL) Process +Assembly + Test Process

3.Cost effective

: Mechanical de-bonding system MUF(mold under fill) Process 300mm Sq. Panel

### 4.One stop solution in AOI electronics Group.

- 5.High Reliability : Modified Epoxy Resin (High Tg, Low Warpage) Solder materials of various composition
- 6.High Performance : Good design flexibility Low Dk,Df substrate materials for RF devices(5G⇒6G) High heat dissipation, Low impedance for power IC



# FOLP[®] for Logic application (Chiplet integration)

## Conventional Chiplet Integration using "Interposer"

Technology	Si interposer	RDL interposer	Embedded Bridge interposer
Pros	✓ Technology maturity	<ul> <li>✓ Excellent electrical characteristics</li> <li>✓ Relatively low cost</li> </ul>	<ul> <li>✓ Excellent electrical characteristics</li> <li>✓ L/S selectability</li> </ul>
Cons	<ul> <li>✓ Electrical characteristics</li> <li>✓ High cost</li> <li>✓ Size limitation (Wafer only)</li> </ul>	<ul> <li>✓ Feasibility of fine L/S at panel-level</li> <li>✓ Need bridge assist in case of sub-micron L/S</li> </ul>	<ul> <li>✓ Complicated process and structure</li> <li>✓ High cost</li> <li>✓ Limited connection Pitch between bridge and chiplets</li> </ul>

## "Pillar Suspended Bridge"



- ✓ Not affected by variations in chip thickness
- Simple process & material handling scheme



### **Excellent scalability**

- Expandability to panel-level processing
- ✓ Finer connection pitch for bridge (< 20 um)

## Internal Structure of Proof-of-Concept Sample

## Die-to-Die interconnect by 20 $\mu$ m thick Bridge









- MES2022 "A Simple Die-to-Die Bridge Architecture
   " Evaluation with the Best Paper Award
- IMAPS 2022 "Chiplet Integration by Die-to-Die Pillar-Suspended Bridge"
- ECTC 2023 "A Novel Chiplet Integration Architecture Employing Pillar-Suspended Bridge with Polymer Fine-Via Interconnect"

# **FOLP®** for Power Module application

# Background

### Applications : Power Supply System



Source : NTT Corporation



Source : TOYOTA corporation

/ Data centers and various power supply equipment shift from 12V to 48V systems.

 As power supply output current increasing, wiring resistance is a big issue about power distribution loss.

- Placing the power supply near the processor (CPU/GPU)will be an important for power integrity.
- Chip-embedded packages (PoP/CoP/3D-SiP) can shrink size and increase current density.

According to Texas Instruments 's white paper, they have brought an average module size reduction of 25 percent annually. Source : U. Chaudhry et al, SiP Power Modules White Paper "Powerful solutions come in small packages", Texas Instruments, page2

# **Introduction of Our Coreless Chip Embedded Technology**

# AOI's new approach of *Ultra thinner, Higher heat dissipation* chip embedded technology in analog and power solutions.





## Features of this concept

- Unique Coreless structure

   All Cu plating
   Chip embedded method
   Power customized fan-out processes
- Excellent thermal property
- SoC-like extra thin packages

# **Trial production and evaluations for a Prototype**

## Prototyped package

## New Coreless chip embedded module package



Package size : 7.0×7.5mm

### X-ray CT 3D image (Internal structure)





### AOI ELECTRONICS CO.,LTD.

# **Thermal Resistance Simulation with Our Concept Package**

## Simulation result



## **Embedded Multi-Chip in Molded Package**

### Package structure for Half-Bridge DC/DC converter

# **Solderless connect**

- $\Rightarrow$  · Lower impedance
  - Lower noise response to high freq. switching

#### **Direct plating connection**



### **Solder connection**



### ADI ELECTRONICS CO.,LTD.

### Package structure for Inverter IC module

Embedded power package without DBC substrate



Power die Ag sintered paste

Under

Development

## High voltage isolation by FOLP®

## **Embedded Coupling Devices**

### RDL High Voltage Isolation for Digital Isolator, Isolation Power supply etc.







### Based on ASTM-D149

Isolation(µm)	kV/mm	
100	122.7	

### **ATTENTION**

This material contains confidential information and it is hereby notified that any disclosure, copying, distribution, or the taking of any action in reliance on the contents of this material is strictly prohibited without a prior written consent of AOI Electronics. Thank you very much for your understanding in advance.